Introduction
In MOS integrated circuits, a given logic gate may drive several gates, some of them through long wires whose distributed resistance and capacitance may not be negligible. As device dimensions are scaled down, the interconnection delay among logic gates becomes as important as the logic-gate delay in determining the overall speed performance of a VLSI chip [1, 2, 3] . The delays caused by interconnection wires are then essential in the evaluation of the switching speed of integrated structures and disregarding them would give completely incorrect results. Modeling digital MOS circuits by RC networks has become a well accepted practice for estimating delays. In 1981, Penfield and Rubinstein [4, 5] proposed a method to bound the waveforms of nodes in an RC tree network. Later, Horowitz [6] extended this method to include both effects of slow inputs and non linearity of MOS transistors. It yields only a reasonable approximation to the true delay. Recently, many interconnection delay models have been developed [7, 8, 9] . However, there are some probliems to be solved. The first problem is that the effect of a logic gate on the interconnection delay and the effect of interconnecition on the gate delay were not characterized appropriately I 10, 11, 12] .
Modeling these effects separately or modeling a logic gate by a single linear RC circuit may lead to significant error or intolerable inaccuracy in high performance design. For our purposes, only the delay values are of interest, not the detailed waveforms. It has been generally recognize that, in CMOS structures, delay of gates can be accurately described through design parameters such as : technology, size of active components and parasitic capacitances [13, 141. We propose to extend this approach to resistive loading terms in order to accurately characterize interconnection delays, differentiating purely capacitive from mixed resistive and capacitive contributions .
Our goal is to develop a simple but accurate analytic model with full incorporation of technology and design parameters.
We define the contribution of line characteristics, its lehgth, load and controling gate. We first study how to efficiently compute signal delays on a single interconnection between two inverters. Then we present a computationally simple technique for finding the worst case delay in an RC tree network and simple upper and lower bounds for the other delays associated with each output. An algorithm for calculating delays of all nodes is presented. Through extensive comparisons with SPICE simulation results, it is shown that the maximum relative error of the developed model is below 12%. A circuit example is also presented to demonstrate the applications of the developed model in timing verification.
Analytical exmession for a single interconnection
The interconnection line is usually modeled by an RC m-type model where Ri is the total wire resistance and Ci the total wire capacitance.
In preceding work [13] we showed that timing real responses of an inverter could be easily obtained through a linear combination of step responses. Each step response was evaluated through real design parameters involving speed characteristics of the process (~g), load and strength of the switching transistors, expressed as a ratio of capacitances, such as [14, 151 : here the interconnection is modeled at the first order by its capacitance Ci. C N~ represents the gate capacitance of the N switching transistor and CL the load capacitance.
If like in the Elmore delay model, we model the inverter by an equivalent resistor Rinv, the exact mathematical solution of the pulse delay between input and output at Vcd2 is given by :
We now model the interconnection by a n-type Ri Ci circuit where Ri and Ci are the total interconnection resistance and total capacitance respectively, (Fig. la) . The resistance Ri introduces an extra term which can be written as :
Inverter with the interconnection modeled by a n model.
I , I
F Fiy.lb : Total RC equivalence representation.
We now replace the inverter by its equivalent resistor Rinv, and the interconnection by a n-type Ri Ci circuit (Fig. lb) . The exact calculation of the signal delay through such a network is difficult. After some simplification, the step response of this cell, evaluated at half swing of the output voltage (Vcc/2) is given by :
(4)
Combining eq. 1, 2,3 and 4 gives an analytical expression for the total delay including that which results from the interconnection : 
Analytical expression for two diveryence branches
To begin this study, we evaluate the delays of two divergence branches circuit (Figure 2 ), which we then compare with SPICE simulation results.
The propagation delay introduced between the input and output at Vcc/2 is given by using the circuit described in figure 2 .
Circuit including 2 divergence branches.
We now replace the inverter by its equivalent resistor (RI) and the interconnection lines by a n -type RC circuit ( Figure 3 ).
with C&2 and C3 the sum of node capacities 2,3 and 4 respectively. to figure 3.
: RC equivalence representation To accurately define the delays T2 and T3, we must first express the transfer functions 2 and 3 . By application of nodes law and Laplace transform we can obtain the transfer functions which are of the third order. Afterwards, the difference delays cannot be found in closed form. Then, the solution of the transfer function can be obtained numerically.In order to obtain a delay T2 greater than T3, we give a value of R2C2 product superior to R3C3. The output node 3, equivalent to the critical delay of the circuit of figure 3, will reach the voltage V, /2 after all others nodes of the circuit. It is then possible to simplify its transfer function, after which we obtain the corresponding critical delay in the first order :
The output node 4 reaches the voltage of Vcc/2 before the output node 3. In a first approximation, the delay T3 will be evaluated as the average between an upper bound defined in the same way as the critical way and an lower bound where we suppose that the output node 4 will reach the voltage Vcc/2 before the output node 3 has begun to be loaded. We will now go back to the initial circuit of figure 3 and R2, R3, C1, C2 and C3 by its equivalent interconnection values, we has obtained the following equations :
In In the particular case of the circuit illustrated in figure 2 , we obtain equality between the delays T2 and T3 when equivalent capacity of the load gate is given by the following equation :
For the first and third cases of 
Generalization to a several diverpence branches circuit
In the preceding chapter we defined the delays in the case of two divergence branches, we will now generalize our method to the RC tree network.
A. Pulse delay evaluation in several diverrzence branches
The critical delay will be evaluated as the output delay w,hich last reaches the half swing of the output voltage (Vcc/2). The other delays will be evaluated by an average between the upper and lower bounds.
Our method of delay evaluation for a several interconnection lines circuit is laid out in the following steps : -numbering each RC network node in increasing order beginning by the driver gate output, CLI=CLZ L1=300 ym T2=550 T2=551 = C~+ c p L2=100 pm T3=2ll T3=207 -1.9 % At this point, it is necessary to define the X(i) for divergence nodes of the RC network and input nodes of the different load gates.
-Classing the Xu) in decreasing order : -the X(i) maximal value will correspond to the maximum -the X(i) minimal value will correspond to the minimum delay of the circuit, delay of the circuit.
-Critical delay calculation : the delay of the output nodes will reach the voltage Vcc/2 after all other circuit nodes.
+ where : -s is the input node of the load gate which is the last to reach Vccl2,
-y is the highest node of the network RC,
-(e-1) is the input node of the driver gate. In a first approximation, the delay , will be calculated as the average between the equations 11 and 12 as :
B. Validations
In table 2, we compare the values of delays calculated using the equations 10, 11,12, and 13 to values obtainedfromHspice simulations for different length wires and different loads. The delays obtained from the RC tree network are represented in figure 4 .
Within the context of this validation, the driver inverter of the RC tree network is not attacked by a step but by a real slope (output logic gate). For this example, we shall not enumerate all the steps of the formulation but shall give directly the evaluation of the different circuit delays (Figure 4 ) (TI from T4).
-T1 is the delay between node 1 and node 5, -T2 is the delay between node 1 and node 6, -T3 is the delay between node 1 and node 7, -T4 is the delay between node 1 and node 8. 
Conclusion
We defined an analytical expression to evaluate the delays in RC tree networks. This formulation can be applied to any kind of circuit including divergence branches, and used in any type of technology. The delays calculated with this formulation were in very close agreement with those derived from Hspice electrical simulations. The results we obtained show that we need to take into account interconnection lines in order to evaluate the total circuit delay.
The facility with which our analytical expression can be applied makes it suitable to be incorporated in a temporal simulator. Moreover it could be used to define rules to minimize the contribution of interconnection delays to the total circuit delays.
